Introduction
To interconnect chips with finer pitch sizes and higher I/O counts, designers of printed wiring boards have gradually selected finer lines, smaller holes and pads, and additional layers to wire the required number of components into a given wiring area. Improving line resolution and reducing drilled hole size has yielded the best economy towards achieving higher interconnect density without escalating costs. The PWB fabrication industry has developed equipment and processes which produce 0.005" (125 µm) lines/spaces with 0.012" (300 µm) drilled holes in 4-10 layer PWBs at yields in excess of 90 per cent. Adding wiring layers contributes significantly to multilayer printed wiring board cost and is chosen as a last resort.
Lowering costs and increasing wiring density
There is a continuing drive to lower PWB costs, while interconnecting chips with even higher I/Os (>400 leads), by both reducing layer count and the size of the These are laser ablation, plasma etching, and photo-defined vias 3 . These technologies can also be combined with conventional drilling and traditional substrates to yield the most cost-effective solution, as demonstrated in PWBs manufactured by Schoeller Elektronik (Figure 2 ) and Mommers Print Service (Figure 3 ).
While each small hole formation technology is promising, laser ablation is the easiest process to implement in conventional PWB fabrication processes while minimizing investment. Since lasers produce a collimated etch source, hole geometry can be controlled and the resulting hole quality is excellent. Laser drilling equipment is now commercially available in the price range of 250-375 thousand dollars, producing 10-150 holes per second. When, in the PWB fabrication process, this equipment is positioned after the conventional mechanical drilling operation for tooling holes and large connector holes, ultra small micro-vias can be produced at low cost without disrupting the process flow. Standard hole cleaning, metalization and finishing processes follow laser ablation, yielding a high density PWB with fewer interconnect layers.
On the other hand, the photo-imageable dielectric materials require major investment in coating lines, Class 1000 clean rooms and changes in plating processes. The thin, non-reinforced dielectric between layers forces the fabricator to produce ultra fine lines (≤0.003" (75 µm)) for matched impedance which impacts on product yields. Sequential build-up of layers using photo-imageable resists magnifies the yield loss on subsequent operations. This technology has also been found to introduce planarity problems for surface mount components.
Plasma etching of micro-vias offers many of the advantages of laser ablation. However, since plasma has an isotropic etch behaviour, it is more difficult to form blind micro-vias without introducing undercut and potential plating problems. These issues have been overinterconnect holes. The latest ASICs, packaged in ceramic and plastic BGAs, require additional PWB layers to wire area array pad configurations using conventional platedthrough-hole technology 1 . Furthermore, 'Chip size packaging driven by small size, lower profile and weight, and higher speed' 2 has placed even greater demand on PWB routing density.
The most efficient method of reducing the volume of space consumed by the layer-to-layer interconnects is a blind via hole (Figure 1 ). Blind via holes, if small enough, can be placed in the component pad, saving considerable routing area around the component for high density wiring. To date, blind vias have been manufactured using techniques which produce either large holes or with fabrication techniques, such as sequential lamination and controlled depth drilling, which are too costly for most commercial applications.
Small hole generation
Several technologies are under development to meet the electronic industry's need for small blind via interconnects. Three techniques offer the greatest opportunity to deliver small holes at a low cost in large scale production. come by specialty fabricators like Diconex, of Zurich, Switzerland. To adopt this process, PWB fabricators need to make major investments, notably in the plasma ablation equipment, but also in the handling and processing of flexible materials. Special plasma etch chambers have been developed to maximize plasma etch uniformity, but the cost exceeds half a million dollars for units which produce approximately six 18x24 inch (457 mm x 610 mm) panels every 30 minutes. The advantage of plasma etching is that millions of holes are potentially formed simultaneously when the process is properly controlled. The process is also compatible with high performance organic substrates like polyimide and LCP films, and nonwoven aramids.
The advantage of lasers
Using etched copper foil as a mask for accurate laser hole formation, the large installed base of PWB fabricators is capable of offering significantly higher wiring density to PWB designers. The depth of the laser ablated hole is controlled by a copper stop-pad of 0.010"-0.018" (250-450 µm) diameter, opening up wiring lanes on other layers and around the miniature pads. Laser formed micro-via holes can be placed directly in BGA, area array, or FP-SMT pads, eliminating the wasted space consumed by through-hole vias and their associated fan-out lines 4 . By decreasing the size of the via pads on layers 2 and 3 of the PWB, additional room becomes available for routing circuitry without adding expensive layers to the PWB (Figure 4 ). Studies have shown that, with blind microvias, 12-layer PWBs can be redesigned to have 8 layers, lowering the total cost of PWB manufacture.
Materials for laser ablation
FR-4 (epoxy resin with woven E-glass reinforcement) is the most widely used substrate material in multilayer PWBs. E-glass, however, is not the preferred reinforcement for laser ablation since it cannot be ablated as cleanly as organic materials 5 . Woven E-glass also lacks the dimensional stability required in the most cost-effective thin dielectric constructions manufactured on large format panels. In order to connect multiple layers, for example layers 1-2 and layers 1-3, using blind vias and small capture pads, 0.002" -0.004" (50-100 µm) dielectric is required between layers. Nonwoven aramid reinforcement materials with epoxy or polyimide resins offer the optimum combination of excellent dimensional stability and uniform laser ablation in single-ply thin core laminates, while being available in a wide range of prepreg and laminate thicknesses for multilayer printed wiring boards 6 .
The advantages of nonwoven aramid reinforcement
In addition to uniform laser ablation and consistent dimensional stability, nonwoven aramid reinforcement With aramid, the dielectric constant is also more consistent ( Figure 6 ) across a wide range of resin contents, since the Dk of the resin and of the reinforcement are closely matched. Uniform Dk values between the prepreg and laminate dielectric openings make this combination attractive for controlled impedance applications.
Comparison of Laminate Properties Comparison of Laminate Properties
Aramid reinforcements have another unique property which makes them exceptionally well suited for high performance chip packages, such as TSOP, LCCC, SCA, µBGA and direct chip attach. With a negative coefficient of thermal expansion (CTE), nonwoven aramid reinforcement is capable of restraining epoxy and polyimide thermoset resins during thermal cycling 8 . The resulting combination is a low in-plane CTE of 7-9 ppm/˚C at a 47-53 per cent resin content by weight, as shown in Table1.
Since silicon and ceramic materials used in high performance IC packaging have a CTE of, respectively, 3 ppm/˚C and ~8 ppm/˚C, nonwoven aramid substrates have been shown to increase solder joint reliability and to extend service life in commercial and military electronics. Strain on solder joints, the principal cause of fatigue cracks after thermal cycling, is directly proportional to the CTE mismatch between the component and the PWB. For direct chip attach components, and other chip-scale IC packages, nonwoven aramid reinforced PWBs are being considered in order to eliminate the need for costly, unreworkable, underfill materials ( Figure 7) . Furthermore, new technologies have been developed which utilize nonwoven aramid-reinforced thin laminate as a flexible connector between rigid multilayer PWBs. By eliminating large connectors and cables, this technique, developed by Dynaco (Tempe, AZ), enables even higher density packaging in tight spaces, as found, for example, in portable computers, hard disks, and military electronics.
Nonwoven aramid reinforcement is available in several thicknesses to meet the impedance requirements for various applications. The thickness of each ply will depend on the resin content and on the amount of copper circuitry which needs to be filled with resin. The nonwoven 100 per cent aramid product discussed in this article is called Thermount ® , which is a DuPont registered trademark. The thicknesses of the aramid reinforcement, the prepreg and the laminate are shown in Table 2 .
Lasers for PWB Manufacture
Four types of laser are widely used to ablate organic materials. CO 2 lasers, offering high productivity and low cost over a large format area (18" x 24" [457 mm x 610 mm] or larger) have been mostly widely used in micro-via applications to date. Recent developments have minimized the resin charring previously associated with CO 2 lasers in small hole formation. Use of a conformal copper foil mask, with etched clearances which define the hole loca- . Because YAG lasers will ablate copper, it is more difficult to control the formation of blind vias using a copper stop-pad, but it can be done. YAG lasers are compatible with nonwoven aramid reinforced laminates and offer ultra small hole capability (0.002" (50 µm) diameter) as well as multilayer through-hole drilling capability, since they are capable of cutting copper. The third harmonic of Nd:YAG lasers at 355 nanometers is also being evaluated for increased ablation speed (Figure 8  and 9 ).
Methods for defining small holes with lasers 10
Point-to-point.
When a laser tool is operated in a point-to-point mode, it functions like a NC drill. The panel is moved according to specific X,Y axes, the laser fires one or more pulses and a hole of specific diameter is formed without the use of a mask. Unlike an NC drill, where drill bits must be changed to drill different hole diameters, the laser system uses different apertures that can be switched in fractions of a second to drill different hole diameters. The limitations of this technology include low productivity, due to the fact that the NC table must stop for each hole location; poor hole resolution, since the edge of the laser beam is not uniform; the possibility of residues from the laser process, which are difficult to clean without disturbing the dielectric surface; and the need for fully additive plating after hole formation.
Conformal Mask Scanning.
A conformal mask is a metal layer, attached to the dielectric, which is patterned using conventional lithographic techniques and wet etching. Once the metal layer has been patterned with openings, the dielectric film with its integral copper foil mask is scanned under the beam. Any residue from the laser processing step can be readily removed in an in-line cleaner. The advantages of using this technique are that the definition of smaller features can be obtained due to the intimate contact of the tions, has further reduced thermal damage to the organic resin by acting as a heat sink. Nd:YAG lasers have attracted attention recently due to their capability to cut copper. Various laser options for printed wiring board fabrication are described below.
TEA-CO 2
9000-11000 nanometer IR laser which is noted for its exceptional hole quality since it generates very little heat in the hole wall. These atmospheric lasers, such as Lumonics' Impact™ laser, require multiple pulses to ablate nonwoven aramid reinforced laminates. However, the ablated hole wall is typically very uniform and holes are consistent across the panel.
CO 2
1060 nanometer IR laser which is noted for its high ablation rates in organic materials. The latest equipment (e.g. Convergent Energy Gemini, and Diamond laser) uses sealed, solid state lasers with long life times and minimal resin charring. These lasers have sufficient power to drill 0.008" deep holes in nonwoven aramid reinforced laminates using a single pulse.
Excimer
Available in 193, 248, and 308 nanometer versions, these UV lasers ablate very uniform holes in very thick laminates reinforced with nonwoven aramid. The slow etch rate associated with excimer lasers make them impractical for cost-effective printed wiring board hole formation at this time. mask with the dielectric; it is an almost 100 per cent diffraction limited system; the edge quality of the features is better than with non-conformal mask methods; and there is no need for a highly accurate alignment system on the NC table. This approach is most appropriate when the hole density per unit area is very high.
Nd:YAG

Point-to-point with a Conformal Mask.
Frequently, the most productive process for manufacturing blind micro-vias in PWBs combines both pointto-point and conformal mask techniques. After forming the conformal mask in copper foil, holes are ablated by moving the NC table at a constant rate and firing the laser when the beam position is aligned with the openings in the copper foil. The laser beam diameter is 0.008"-0.016" (200-400 µm) larger than the clearance in the copper foil to ensure complete ablation of the hole. By maintaining a constant velocity, laser ablation rates can exceed 20 holes per second with standard hole arrays and up to 300 holes per second in closely spaced hole arrays. The processing speed is a function of the hole pitch, the thickness of the substrate and the laser power. Some manufacturers are also developing galvanometer-directed lasers, where small X and Y axis motors direct the beam to the desired locations without indexing the table. Galvanometers and multiple head lasers offer productivity which dramatically exceeds the capability of the fastest mechanical drilling machines.
Design rules for micro-via holes
Via hole diameter, via hole depth, and stop-pad size are dependent on the manufacturing tolerances of the fabrication process, the panel size, and the number of layers which need to be interconnected. The following guidelines are effective for 16"x18" (406 mm x 457 mm) panels. For larger panels, slightly larger stop-pads may be required, depending on the tooling system (Table 3) .
Conventional copper electroplating limits the aspect ratio of blind vias to 1:1, since it is more difficult to 'throw' copper into a cavity than into a through-hole, which permits solution to pass through. Even with the 1:1 aspect ratio limitation of conventional electoplating solutions, up to 4-layers can be interconnected using laser drilled blind vias. Since blind vias are positioned on both sides of the PWB, an extremely high wiring density can be achieved in 4-8 layer boards. Mechanically-drilled holes can be combined with laser vias to make connections to power and ground planes.
Connections can also be made between internal layers in a multilayer stack 11 . For example, layer 2 and layer 3 can be connected by placing a 0.010" (250 µm) clearance on layer 1, an 0.008" (200 µm) opening in the layer 2 pad, forming a doughnut shape, and a stop-pad on layer 3. This option gives the designer the ability to connect multiple layers, while the fabricator can form these interconnects in a single laser ablation operation without multiple drilling and without costly sequential lamination operations ( Figure 10 ).
Optimizing registration and stop-pad geometry
To minimize stop-pad size and optimise layer-to-layer registration, a 'layer n/layer n-1' innerlayer lay-up is recommended (i.e. layer 1/2, layer 3/4, layer 5/6 for a 6-layer printed wiring board). Registration between the clearance hole in layer 1 and the stop-pad on layer 2 is typically accurate to within +/-0.0015" (+/-38 µm) over a 18"x24" (457 mm x 610 mm) area when laser plotted first generation silver halide phototools are used. The stop-pad diameter can be reduced to only 0.006"-0.008" (150-200 µm) over the via diameter using this method while maintaining sufficient annular ring for high reliability interconnects. The conformal copper foil mask is formed at essentially no additional cost, since layer 1 and the corresponding last layer (i.e. layer 6) of a multilayer are typically covered with photoresist and processed with a blank image during innerlayer fabrication. This technique also enables automatic optical inspection (AOI) of clearances in innerlayers, rather than the more expensive laminated multilayer panels.
Fabrication techniques for laser micro-via holes A. Innerlayer image processing
Clearance holes are imaged in layer 1 copper foil at the same time as the image is patterned on layer 2, providing optimum front-to-back registration. Developing 0.004" (100 µm) clearances in 0.0013" (33 µm) photoresist may require two passes through a developer, depending on the spray pressure. If two passes are required to resolve small clearances, the Mylar ® should be left on layer 2 during the first pass and removed just prior to the second pass. Flipping the inner layer upside down between the first and second passes will improve developing uniformity.
B. Lamination of multilayers
Innerlayers and prepreg reinforced with nonwoven aramid must be thoroughly dried prior to lamination. Vacuum lamination under 300-400 psi will provide complete encapsulation and removal of volatiles.
12 After lamination, the oxide treatment should be chemically removed with sodium persulfate or an equivalent microetch prior to further processing. The oxide treatment, if not completely removed, will absorb, rather than reflect, light during laser ablation, potentially resulting in copper foil damage.
C. Laser processing
Laser power should be optimised to produce a hole which is slightly tapered from top to bottom, with no undercut of the clearance copper pad. A perfectly straight hole wall or negative hole wall should be avoided, since it will be difficult to electroplate copper uniformly into the holes without forming plating folds. The connection area on the stop-pad should be at least 50 per cent of the diameter of the surface hole, and should have a minimum diameter of 0.003" (75 µm) (Figure 11 ).
Mechanical drilling of larger holes may follow laser drilling using the same panel tooling slots or holes. Offsets should not be added to mechanically drilled holes, otherwise the outerlayer registration will be compromised. Table 4 . Recommended plasma hole cleaning cycle (APS 4800)
cluding a solvent swelling solution and potassium permanganate, will remove laser residues. DMF and NMP solvents are not recommended for solvent swelling solutions since they may attack the aramid reinforcement binder. 'Glass etch' chemistry is not required after permanganate hole cleaning, but is not detrimental to the nonwoven aramid reinforced hole wall.
Vapor honing has also been used successfully to clean holes after laser ablation. This one step mechanical process removes surface residues and smoothes the laser ablated hole wall. Deburring is not recommended for these small diameter vias.
If a connection is being made to a oxide treated layer, the exposed stop-pads should to be stripped of oxide after hole cleaning. The oxide layer can be stripped using sodium persulfate or equivalent chemistry, depending on the type of oxide treatment. The oxide treatment on the stop-pad may be cleaned sufficiently in the pre-clean portion of the electroless line, so no additional cleaning steps may be required.
E. Electroless copper plating
Standard electroless copper with a minimum thickness of 80 micro-inches (20 µm) should be plated in the blind micro-vias. Vibration systems which increase panel agitation assist in removing air bubbles in micro-vias which can prevent full coverage of the holes. To prevent etch-out of vias in subsequent plating processes, 0.0003 "-0.0006" (8-15 µm) of electrolytic copper strike will improve the reliability and plating distribution in 0.004" (100 µm) blind via holes. Tooling holes should be covered prior to electrolytic plating to maintain the proper hole size for artwork tooling. Direct plate systems may offer advantages over traditional electroless copper in catalysing micro-via holes prior to electroplating.
F. Outerlayer Imaging
During panel scrubbing prior to photoresist lamination, top-side vias may fill up with pumice, aluminum oxide, or copper particulates, depending on the panel cleaning method. Flipping the panel over after
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10 Ω insulation resistance Highly Accelerated Stress Testing "HAST" 
D. Hole and surface cleaning
CO 2 laser ablation leaves a fine residue of redeposited resin on the copper stop-pad and the surface copper foil surrounding the clearance hole. This residue must be removed, along with any resin smear generated in the mechanical drilling operation, to ensure good electroless copper adhesion and reliable interconnects.
Plasma is most effective in the removal of this re-deposited residue. A plasma cycle which removes approximately 0.0001"-0.0003" (3-8 µm) of hole wall resin is recommended. This should be followed by a high pressure spray water rinse to remove any ash remaining in the hole (Table 4) .
Permanganate desmear chemistry has also been demonstrated to be an effective method for residue removal after laser processing. Standard process chemistry used for conventional drilled hole cleaning, in-the final rinse and passing it through the final rinse a second time will remove any residue. Standard photo-imaging and developing techniques should be utilized to prepare a pattern plate resist image. Full-build panel plate, followed by print-and-etch processes, may also be used.
G. Electrolytic Plating
A minimum of 0.0007" (18 µm) of copper plating should be deposited in the blind via holes using standard copper electroplating technology. Rack vibration systems and turbulent solution agitation will assist in removing air bubbles from blind micro-via holes which could prevent uniform plating. To improve the throwing power of the copper electroplating process, lower current density may be required for small micro-via holes. Either tin/lead, tin, or nickel/gold may be plated as an etch resist after copper plating.
H. Finishing
Standard photoresist stripping and copper foil etching processes complete outerlayer image formation. If solder is reflowed after etching, the reflowed solder will typically fill the blind micro-via, depending on hole diameter and depth.
Summary of micro-via hole fabrication process 1. Clean, photo-image, etch, strip resist, and oxide innerlayers with clearances in layer 2.
Laminate multilayer after drying innerlayers and prepreg as recommended
3.
Remove oxide from outerlayer copper surfaces 4
Laser ablate blind vias by scanning or point-topoint ablation through copper mask 5.
Mechanically drill through-holes and tooling holes as required 
The reliability of blind micro-via holes
Blind micro-via holes of 0.003"-0.008" (75-200 µm) diameter and a depth of 0.003" (75 µm), formed in nonwoven aramid reinforcement with epoxy resin, have been shown to survive over 2,000 thermal cycles from -55 ˚C <-> +125˚C. Further testing by an independent laboratory has shown that microvias 0.006" (150 µm) wide and 0.006" (150 µm) deep, and micro-vias 0.004" (100 µm) wide and 0.002" (50 µm) deep, pass MIL-P-55110 thermal shock requirements of 100 cycles from -65 ˚C <-> +125 ˚C. They also pass the M&IR requirements of this specification. A test report documenting thermal shock test results is available from DuPont Advanced Fiber Systems.
HAST testing has also demonstrated the reliability of a 0.002" (50 µm) 1-ply Thermount ® E210 dielectric between layers after the equivalent of 1,000 hours at 85% RH and 85 ˚C with an applied bias of 50 volts DC. The laminate and prepreg used in these reliability studies passed the requirements of MIL-S-13949 /23B. The reliability of nonwoven aramid reinforcement is further demonstrated by its use in demanding avionics and military applications and its qualification to MIL-P-55110 by numerous printed wiring board fabricators.
The cost and impact on miniaturization
New technologies are often regarded as factors which increase the cost of electronic equipment. However, new technologies and materials always need to pay for themselves and should not drive up the cost of elec- tronics. This part of the paper will show the cost impact of new Thermount ® reinforced laminate constructions used in multilayer manufacturing processes as well as the valuein-use of these new types of PWB in different applications.
The driving forces for the use of aramid reinforced laminates in advanced electronics are:
• improved Coefficient of Thermal Expansion (CTE) of <10 ppm/°C
• improved dimensional stability
• reduced weight
• laser hole formation for cost-effective micro-via holesa smooth surface for easy photo-imaging of fine lines and spaces.
These features have a different impact on cost, depending on the electronic application in which the material is used. In the following section, various applications are reviewed to determine the potential cost reductions available through the use of aramid-reinforced PWBs.
Avionic and aerospace applications
In a study made by BPA 13 , it is shown that weight has a major impact on the cost of launching a commercial satellite. In it, is stated that: "One gram will cost approximately US$ 10,000 extra on fuel during the launch."
Based on this information and the knowledge that Thermount ® aramid-reinforced laminate constructions are 25 per cent lighter than the same constructions in FR-4, it is easy to calculate the cost savings that can be achieved when glass is replaced with aramid as a reinforcement material for PWBs used in avionics equipment. In addition, the improved coefficient of thermal expansion of aramidreinforced PWBs often makes it possible to eliminate Copper Invar Copper. This leads to a substantial saving in the weight of the PWB, thus leading to lower overall satellite launch costs (Figure 16 ).
Based on this example, such a substantial reduction in costs can be re-stated in terms of 'value-in use'. If the actual cost reduction for a commercial airline application was 1 per cent of the calculated values, it would be worth considering the use of aramid-reinforced PWBs in avionic equipment due both to the initial savings and the savings obtainable during the operational life of the avionics equipment.
Mobile, telecommunication, commercial and consumer applications
It is relatively easy to calculate the potential cost reductions for the aramid-reinforced multilayer constructions in 'high end' applications such as avionics and aerospace, since the 'in service' cost savings are known and may have a greater impact on costs than the initial cost of making the printed wiring boards. However, in mobile, commercial and consumer applications, the cost of each individual component is critical to the purchase and use of these products. In this type of industry, any cost increase on the component side is more difficult to justify. This is because the consumer and end-user has come to expect that he will be able to obtain a higher performance mobile telephone or mobile computer at lower cost. Nevertheless, in this section we are going to show how costs can be reduced by using the miniaturization potential of multilayer circuits based on aramid-reinforced laminates.
The basic cost of PWBs is impacted by the surface area, the layer count, the density of lines and spaces, and by the hole diameter and the number of holes. Some cost items are related to whether the surface is nickel/gold or and/or whether it has been Hot Air Solder Levelled. To achieve the largest cost reduction, it is necessary to reduce the surface area and/or the layer count.
In many applications, the surface area cannot be altered, since the PWB is an integral part of the mechanical structure and because of component land pattern requirements. This means that the only possible solution for reducing costs is to reduce the number of layers.
As described earlier in this paper, routing space can be drastically increased by using small holes formed by using laser ablation technology. This can be used to create small holes in surface mount land patterns used for BGA, fine pitch SMD or flip-chip applications. In addition, the improved dimensional stability of the aramid multilayer construction makes it possible to reduce the 'keep out' area which designers have to respect to provide tolerance for conductor routing.
Based on this experience, an 8 layer multilayer can be re-designed as a 6-layer construction or even as a 4-layer multilayer (see Figure 17) . Indeed, a study made by BNR 14 in Nov. 1995 indicated that present-day technologies will allow the re-design of multilayer circuits with a reduced number of layers.
The BNR study indicated that US$ 19.08 can be saved if a 6-layer multilayer is manufactured instead of an 8-layer multilayer. If an 8-layer multilayer can be redesigned to have four layers, this would yield a cost reduction of US$ 31.08 for the 8 by 10 inch multilayer (Figure 18 ).
Further examples can be worked out. However, this needs to be done with an actual case and depends on the manufacturing capabilities of the PWB manufacturer to work with the new materials and processes. If cost reduction is required, the use of laser technology to form small holes, combined with the improved dimensional stability of aramid-reinforced laminates, offers considerable potential for helping to achieving this.
